Constrained circuit optimization using logical effort

Constrained circuit optimization using logical effort

G. Chen, J. Ebergen, J. Cheng

01 March 2007

Sun Microsystems memo #SML2007-0336.


Venue : N/A